

Reply to Office action of November 7, 2003


Amendments to the Specification:

Please replace the paragraph beginning at page 1, line 8, with the following rewritten paragraph:

This application relates to the following commonly assigned co-pending applications entitled:

"Apparatus And Method For Interfacing A High Speed Scan-Path With Slow-Speed Test Equipment," Serial No. 09/653,642---, filed August 31, 2000, Attorney-Docket No. 1662-23700; "Priority Rotary-Rules For Reducing Network Message Routing Latency-And Coherence Dependence Priority Rule," Serial No. 09/652,322 ______, filed August 31, 2000, Attorney Docket No. 1662-27300; "Speculative-Scalable Directory Based Cache Coherence Protocol." Serial No. 09/652,703 _____, filed August 31, 2000, Attorney Docket No. "Scalable Efficient 1/0 Protocol." 1662 27400: Port Serial 09/652,391 _____, filed August 31, 2000, Attorney Docket No. 1662-27500; "Efficient Translation Lookaside Buffer Miss Processing In Computer Systems For Applications Using Large Pages In Systems With A Large Range Of Page Sizes By Eliminating Page Table Level," Serial No. 09/652,552---, filed August 31, 2000, Attorney Docket No. 1662-27600; "Fault Containment And Error Multiprocessor," Α Scalable Serial Recovery Techniques In ______, filed August 31, 2000, Attorney Docket No. 1662-27700; 09/651,949---"Special Encoding Of Known Bad Data," Serial No. 09/652,314______, filed August 31, 2000, Atterney Docket No. 1662-27900; "Broadcast Invalidate Scheme," Serial No. 09/652,165_____, filed August 31, 2000, Atterney Docket No. 1662-28000; "Mechanism To Track Keep-All Pages-Open Pages In A DRAM Memory System," Serial No. 09/652,704_____, filed August 31, 2000, Attorney Docket No. 1662-28100; "Programmable DRAM Address Mapping Mechanism," Serial No. 09/653,093----, filed August 31, 2000, Attorney Docket No. 1662-28200; "Computer Architecture And System For Efficient Management Of Bi-Directional BusMechanism To Enforce Memory Read/Write Fairness, Avoid Tristate Bus Conflicts, And Maximize Memory Bandwidth," Serial No. 09/652,323-----, filed August 31, 2000, Atterney Docket No. 1662-





Appl. No.: 09/652, 834 Amdt. dated February 3, 2004 Reply to Office action of November 7, 2003

29209; "An Efficient Address Interleaving With Simultaneous Multiple Locality Options," Serial No. 09/652,452 ______, filed August 31, 2000, Attorney Docket-No. 1662-29300; "A High Performance Way Allocation Strategy For A Multi-Way Associative Cache System," Serial No. 09/653,092-August 31, 2000, Attorney Docket No. 1662-29400; "Method And System For Absorbing Defects In High Performance Microprocessor With A Large N-Way Set Associative Cache," Serial No. 09/651,948-——, filed August 31, 2000, Attorney Decket No. 1662-29500; "A Method For Reducing Directory Writes And Latency In A High Performance, Directory-Based, Coherency Protocol," Serial No. 09/652,324----, filed August 31, 2000, Attorney Docket No. 1662-29600; "Mechanism To Reorder Memory Read And Write Transactions For Reduced Latency And Increased Bandwidth," Serial No. 09/653,094 filed August 31, 2000; Attorney Docket No. 1662-30800; "System For Minimizing Memory Leok-Ahead Mechanism To Minimize And Manage Bank Conflicts In A Computer Memory System," Serial No. 09/652,325— _____, filed August 31, 2000, Attorney Docket No. 1662-30900; "Computer Resource Management And Allocation SystemScheme That Ensures Forward Progress, Maximizes Utilization Of Available Buffers And Guarantees Minimum Request Rate," Serial No. 09/651,945 ______, filed August 31, 2000, Attorney Docket No. 1662-31000; "Input Data Recovery Scheme," Serial No. 09/653,643----August 31, 2000, Attorney Docket No.-1662-31100; "Fast Lane Prefetching," Serial No. 09/652,451 ______, filed August 31, 2000, Atterney Docket No. 1662-31200; "Mechanism For Synchronizing Multiple Skewed Source-Synchronous Data Channels With Automatic Initialization Feature," Serial No. ——, filed August 31, 2000, Attorney Docket No. 1662-31300; "Mechanism To Control The Allocation Of An N-Source Shared Buffer," Serial No. 09/651,924_____, filed August 31, 2000, Attorney Docket No. 1662-31400; and "Chaining Directory Reads And Writes To Reduce DRAM Bandwidth filed August 31, 2000, Attorney Docket No. 1662-31500, all of which are incorporated by reference herein.

